Fariddin, S Baba and Mishra, Dr. Rahul (2021) Design of High Speed and Area efficient modified Kogge Stone Multiplier Using ZFL. In: I3CAC 2021, 7-8 June 2021, Bharath University, Chennai, India.
eai.7-6-2021.2308776.pdf - Published Version
Download (554kB) | Preview
Abstract
In the applications of digital signal processing, multipliers plays important role. Basically, Finite field multiplier is the easiest of all operations in the finite field and most frequently used operation in arithmetic’s. Hence in this paper the design of high speed and area efficient modified kogge stone multiplier is implemented. Multiplier and multiplicand are taken as input in this system. From both multiplier and multiplicand 1’s and 0’s are identified. Factoring technique is utilized to minimize switching energy and increase the speed of operation. Zeros finding logic will identify the zeros from obtained product. This product will be added using parallel prefix adder to minimize the area. Compared to ripple carry multiplier, kogge stone multiplier, the proposed kogge stone multiplier gives effective results.
Item Type: | Conference or Workshop Item (Paper) |
---|---|
Uncontrolled Keywords: | kogge stone multiplier zero’s finding logic factoring technique parallel prefix adder |
Subjects: | Q Science > QA Mathematics > QA75 Electronic computers. Computer science QA75 Electronic computers. Computer science |
Depositing User: | EAI Editor IV |
Date Deposited: | 11 Jun 2021 08:03 |
Last Modified: | 11 Jun 2021 08:03 |
URI: | https://eprints.eudl.eu/id/eprint/3880 |