





















- in NoCs," in *2008 Design, Automation and Test in Europe*, 2008, pp. 1408-1413.
- [19] J. Lin, X. Lin, and L. Tang, "Making-a-stop: A new bufferless routing algorithm for on-chip network," *Journal of Parallel and Distributed Computing*, vol. 72, pp. 515-524, 2012.
- [20] X. Jiang and T. Watanabe, "A novel fully adaptive fault-tolerant routing algorithm for 3d network-on-chip," in *2013 IEEE International Conference of IEEE Region 10 (TENCON 2013)*, 2013, pp. 1-4.
- [21] H. N. Jouybari and K. Mohammadi, "A low overhead, fault tolerant and congestion aware routing algorithm for 3D mesh-based Network-on-Chips," *Microprocessors and Microsystems*, vol. 38, pp. 991-999, 2014.
- [22] S. Liu, T. Chen, L. Li, X. Li, M. Zhang, C. Wang, *et al.*, "FreeRider: non-local adaptive network-on-chip routing with packet-carried propagation of congestion information," *IEEE Transactions on Parallel and Distributed Systems*, vol. 26, pp. 2272-2285, 2014.
- [23] L. Zeng, T. Pan, X. Jiang, and T. Watanabe, "A performance enhanced adaptive routing algorithm for 3D Network-on-Chips," in *TENCON 2015-2015 IEEE Region 10 Conference*, 2015, pp. 1-4.
- [24] N. Wang and P. Valencia, "Traffic Allocation: An efficient adaptive network-on-chip routing algorithm design," in *2016 2nd IEEE International Conference on Computer and Communications (ICCC)*, 2016, pp. 2015-2019.
- [25] A. Charif, A. Coelho, N.-E. Zergainoh, and M. Nicolaidis, "Mini-espada: A low-cost fully adaptive routing mechanism for networks-on-chips," in *2017 18th IEEE Latin American Test Symposium (LATS)*, 2017, pp. 1-4.
- [26] J. Dai, X. Jiang, R. Li, and T. Watanabe, "An Efficient Deadlock-Free Adaptive Routing Algorithm for 3D Network-on-Chips," in *2017 IEEE 11th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoc)*, 2017, pp. 29-36.
- [27] R. Xie, J. Cai, X. Xin, and B. Yang, "MCAR: Non-local adaptive Network-on-Chip routing with message propagation of congestion information," *Microprocessors and Microsystems*, vol. 49, pp. 117-126, 2017.
- [28] F. Shafiei and V. Sattari-Naeini, "Development of an Adaptive Multipath Routing Algorithm by Examining the Congestion and Channel Fault of One-Hop Nodes in Network-on-Chip," in *2018 8th International Conference on Computer and Knowledge Engineering (ICCKE)*, 2018, pp. 231-236.
- [29] G.-M. Chiu, "The odd-even turn model for adaptive routing," *IEEE Transactions on parallel and distributed systems*, vol. 11, pp. 729-738, 2000.
- [30] F. Vahdatpanah, M. Elahi, S. Kashi, E. Taheri, and A. Patooghy, "3DEP: A Efficient Routing Algorithm to Evenly Distribute Traffic Over 3D Network-on-Chips," in *2019 27th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP)*, 2019, pp. 237-241.
- [31] J. Hu and R. Marculescu, "DyAD: smart routing for networks-on-chip," in *Proceedings of the 41st annual Design Automation Conference*, 2004, pp. 260-263.
- [32] A. Mehranzadeh, A. Khademzadeh, and A. Mehran, "FADyAD-fault and congestion aware routing algorithm based on DyAD algorithm," in *2010 5th International Symposium on Telecommunications*, 2010, pp. 274-279.
- [33] M. Valinataj, S. Mohammadi, S. Safari, and J. Plosila, "A link failure aware routing algorithm for Networks-on-Chip in nano technologies," in *2009 9th IEEE Conference on Nanotechnology (IEEE-NANO)*, 2009, pp. 687-690.
- [34] P. Valencia, E. Muller, and N. Wang, "ZigZag: An efficient deterministic Network-on-chip routing algorithm design," in *2017 8th IEEE Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)*, 2017, pp. 1-5.
- [35] T. N. K. Reddy, A. K. Swain, J. K. Singh, and K. K. Mahapatra, "Performance assessment of different Network-on-Chip topologies," in *2014 2nd International Conference on Devices, Circuits and Systems (ICDCS)*, 2014, pp. 1-5.

- [36] J. Chen, C. Li, and P. Gillard, "Network-on-chip (NoC) topologies and performance: a review," in *Proceedings of the 2011 Newfoundland Electrical and Computer Engineering Conference (NECEC)*, 2011, pp. 1-6.
- [37] A. Kalita, K. Ray, A. Biswas, and M. A. Hussain, "A topology for network-on-chip," in *2016 International Conference on Information Communication and Embedded Systems (ICICES)*, 2016, pp. 1-7.
- [38] Y. Salah, M. Atri, and R. Tourki, "Design of a 2d mesh-torus router for network on chip," in *2007 IEEE International Symposium on Signal Processing and Information Technology*, 2007, pp. 626-631.
- [39] D. Seo, A. Ali, W.-T. Lim, and N. Rafique, "Near-optimal worst-case throughput routing for two-dimensional mesh networks," in *32nd International Symposium on Computer Architecture (ISCA'05)*, 2005, pp. 432-443.
- [40] A. Hosseini, T. Ragheb, and Y. Massoud, "A fault-aware dynamic routing algorithm for on-chip networks," in *2008 IEEE International Symposium on Circuits and Systems*, 2008, pp. 2653-2656.
- [41] A. M. Shafiee, M. Montazeri, and M. Nikdast, "An innovational intermittent algorithm in networks-on-chip (noc)," *ICCSE2008, Paris*, 2008.
- [42] A. Patooghy and S. G. Miremadi, "XYX: A power & performance efficient fault-tolerant routing algorithm for network on chip," in *2009 17th Euromicro International Conference on Parallel, Distributed and Network-based Processing*, 2009, pp. 245-251.
- [43] K. Wang, C. Wang, and H. Gu, "Quality of service routing algorithm in the torusbased network on chip," in *2009 IEEE 8th International Conference on ASIC*, 2009, pp. 952-954.
- [44] P. Lotfi-Kamran, A.-M. Rahmani, M. Daneshtalab, A. Afzali-Kusha, and Z. Navabi, "EDXY—A low cost congestion-aware routing algorithm for network-on-chips," *Journal of Systems Architecture*, vol. 56, pp. 256-264, 2010.
- [45] A. V. V. Rose, R. Seshasayanan, and G. Oviya, "Fpga implementation of low latency routing algorithm for 3d network on chip," in *2011 International Conference on Recent Trends in Information Technology (ICRTIT)*, 2011, pp. 385-388.
- [46] M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, and H. Tenhunen, "CATRA-congestion aware trapezoid-based routing algorithm for on-chip networks," in *2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2012, pp. 320-325.
- [47] W. Hao and W. Ling, "Preconcerted wormhole routing algorithm for Mesh structure based on the network on chip," in *2012 International Conference on Information Management, Innovation Management and Industrial Engineering*, 2012, pp. 154-158.
- [48] W. Ni and Z. Liu, "A routing algorithm for Network-on-Chip with self-similar traffic," in *2015 IEEE 11th International Conference on ASIC (ASICON)*, 2015, pp. 1-4.
- [49] J. Wang, H. Gu, K. Wang, Y. Yang, and K. Wang, "DRTL: A heat-balanced deadlock-free routing algorithm for 3D topology network-on-chip," *Microprocessors and Microsystems*, vol. 45, pp. 95-104, 2016.
- [50] C. Chen, Q. Li, N. Li, H. Liu, and Y. Dai, "Link-Sharing: Regional Congestion Aware Routing in 2D NoC by Propagating Congestion Information on Idle Links," in *2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems (ICICM)*, 2018, pp. 291-297.
- [51] Y. Song and B. Lin, "Uniform Minimal First: Latency Reduction in Throughput-Optimal Oblivious Routing for Mesh-Based Networks-on-Chip," *IEEE Embedded Systems Letters*, vol. 11, pp. 81-84, 2019.
- [52] L. Zhu and H. Gu, "A Traffic-Balanced and Thermal-Fault Tolerant Routing Algorithm for Optical Network-on-Chip," in *2019 18th International Conference on Optical Communications and Networks (ICOON)*, 2019, pp. 1-3.
- [53] S. T. Muhammad, M. Saad, A. A. El-Moursy, M. A. El-Moursy, and H. F. Hamed, "CFPA: Congestion aware, fault tolerant and

- process variation aware adaptive routing algorithm for asynchronous Networks-on-Chip," *Journal of Parallel and Distributed Computing*, vol. 128, pp. 151-166, 2019.
- [54] D. S. D. T. P. S. R. B. Rajesh Singh Thakur, "Network Switching: Traditional Techniques and Evolution," *International Journal of Engineering and Computer Science*, vol. 5, 05/02 2016.
- [55] P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," in *Design, Automation, and Test in Europe*, 2008, pp. 111-123.
- [56] P. Gratz, B. Grot, and S. W. Keckler, "Regional congestion awareness for load balance in networks-on-chip," in *2008 IEEE 14th International Symposium on High Performance Computer Architecture*, 2008, pp. 203-214.
- [57] M. Ali, M. Welzl, and S. Hessler, "A fault tolerant mechanism for handling permanent and transient failures in a network on chip," in *Fourth International Conference on Information Technology (ITNG'07)*, 2007, pp. 1027-1032.
- [58] T. Lehtonen, D. Wolpert, P. Liljeberg, J. Plosila, and P. Ampadu, "Self-adaptive system for addressing permanent errors in on-chip interconnects," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 18, pp. 527-540, 2009.
- [59] Y.-C. Chang, C.-T. Chiu, S.-Y. Lin, and C.-K. Liu, "On the design and analysis of fault tolerant NoC architecture using spare routers," in *16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)*, 2011, pp. 431-436.
- [60] M. A. J. Sethi, F. A. Hussin, and N. H. Hamid, "Implementation of biological sprouting algorithm for NoC fault tolerance," in *2013 IEEE International Conference on Circuits and Systems (ICCAS)*, 2013, pp. 39-44.
- [61] D. Zhu, Y. Li, and L. Chen, "On Trade-off Between Static and Dynamic Power Consumption in NoC Power Gating," in *2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)*, 2019, pp. 1-6.
- [62] H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, and H. Amano, "Ultra fine-grained run-time power gating of on-chip routers for CMPs," in *2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip*, 2010, pp. 61-68.
- [63] N. Madan, A. Buyuktosunoglu, P. Bose, and M. Annavaram, "A case for guarded power gating for multi-core processors," in *2011 IEEE 17th International Symposium on High Performance Computer Architecture*, 2011, pp. 291-300.
- [64] L. Chen and T. M. Pinkston, "Nord: Node-router decoupling for effective power-gating of on-chip routers," in *2012 45th Annual IEEE/ACM International Symposium on Microarchitecture*, 2012, pp. 270-281.
- [65] R. Das, S. Narayanasamy, S. K. Satpathy, and R. G. Dreslinski, "Catnap: Energy proportional multiple network-on-chip," *ACM SIGARCH Computer Architecture News*, vol. 41, pp. 320-331, 2013.
- [66] S. Yue, L. Chen, D. Zhu, T. M. Pinkston, and M. Pedram, "Smart butterfly: reducing static power dissipation of network-on-chip with core-state-awareness," in *Proceedings of the 2014 international symposium on Low power electronics and design*, 2014, pp. 311-314.
- [67] L. Jain, B. Al-Hashimi, M. Gaur, V. Laxmi, and A. Narayanan, "NIRGAM: a simulator for NoC interconnect routing and application modeling," in *Design, automation and test in Europe conference*, 2007, pp. 16-20.
- [68] A. Nayebi, S. Meraji, A. Shamaei, and H. Sarbazi-Azad, "Xmulator: a listener-based integrated simulation platform for interconnection networks," in *First Asia International Conference on Modelling & Simulation (AMS'07)*, 2007, pp. 128-132.
- [69] Y. Ben-Itzhak, E. Zahavi, I. Cidon, and A. Kolodny, "HNOCS: modular open-source simulator for heterogeneous NoCs," in *2012 international conference on embedded computer systems (SAMOS)*, 2012, pp. 51-57.